

COMBINED REVOCATION OF POWER OF ATTORNEY, GRANTING OF POWER
OF ATTORNEY, CHANGE IN CORRESPONDENCE ADDRESS, AND 3.73(b)
STATEMENT

On behalf of Sun Microsystems, Inc., I, Aaron S. Brodsky, Director of Patent Prosecution of Sun Microsystems, Inc., the assignee of each of the patent applications identified on the attached Schedule A, hereby revoke any previous Power of Attorney pertaining to each of the individual patent applications identified on the attached Schedule A.

On behalf of Sun Microsystems, Inc., the undersigned appoints all attorneys and/or agents associated with Customer No. 81505 (Noreen Krall, Archana Bhuta, Aaron S. Brodsky, John Conlon, Devon K. Grant, Melissa Haapala, Daniel Hopen, John Ketchum, John McQuire, George Simion, Charles Cheng and the law firm of MARSH FISCHMANN & BREYFOGLE LLP, 8055 E. Tufts Avenue., Suite 450, Denver, Colorado 80237, telephone number (303) 770-0051), as its attorneys and agents with full powers of substitution, association and revocation to prosecute each of the individual patent applications identified on the attached Schedule A and related U.S. and foreign applications and to transact all business in the United States Patent and Trademark Office and all foreign and international patent offices connected therewith.

On behalf of Sun Microsystems, Inc., the undersigned authorizes all correspondence to be directed to the correspondence address associated with Customer Number 81505 (MARSH FISCHMANN & BREYFOGLE LLP, 8055 E. Tufts Avenue, Suite 450, Denver, Colorado 80237, telephone number (303) 770-0051) for each of the individual patent applications identified on the attached Schedule A.

On behalf of Sun Microsystems, Inc., the undersigned certifies that Sun Microsystems, Inc. is the assignee of the entire right, title, and interest in each of the individual patent applications identified on the attached Schedule A, by virtue of the assignment(s) recorded at the U.S. Patent Office at the Reel and Frame Number(s) noted on the attached Schedule A.

The undersigned (whose title is supplied below) is authorized to act on behalf of the assignee.

I hereby declare that all statements made herein of my own knowledge are true, and that all statements made on information and belief are believed to be true; and further, that these statements are made with the knowledge that willful false statements, and the like so made, are punishable by fine or imprisonment, or both, under Section 1001, Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Date: August 12, 2009

By: Aaron S. Brodsky
Aaron S. Brodsky
Director of Patent Prosecution
Sun Microsystems, Inc.

SCHEDULE A

IMATTERNO	SERIALNO	REEL/FRAME	PATENTNO	PUBLNO	TITLE
					183-PTA UTL FAULT TOLERANT COMPILATION WITH AUTOMATIC OPTIMIZATION ADJUSTMENT (SUN090135)
50490-00183	12/488,905	022857/0129			184-PTA UTL KERNEL/USER STACK RELOCATION DURING SYSTEM UPTIME (SUN041367-US-NP)
50490-00184	10/963,966	015900/0661			185-PTA UTL PLUGGABLE DEVICE SPECIFIC COMPONENTS AND INTERFACES SUPPORTED BY CLUSTER DEVICES AND SYSTEMS AND METHODS FOR IMPLEMENTING THE SAME (SUN040539-US-NP)
50490-00185	11/093,914	016436/0783			186-PTA UTL INTEGRATION OF THIN CLIENT AND VOICE OVER IP, SYSTEM AND METHOD FOR (SUN050517-US-NP)
50490-00186	11/133,765	016589/0876			187-PTA UTL ENABLING A CONNECTION OVER A SERIAL INTERFACE, APPARATUS AND METHOD FOR (SUN050405-US-NP)
50490-00187	11/142,850	016654/0276			188-PTA UTL METHOD AND SYSTEM FOR AUTOMATIC DISTRIBUTED TUNING OF SEARCH ENGINE PARAMETERS (SUN061157-US-NP)
50490-00188	11/654,352	018830/0791			
50490-00189	11/180,149	019625/0940			189-PTA UTL METHOD AND SYSTEM FOR ENHANCED SEARCH ENGINE TUNING (SUN061158-US-NP)
50490-00190	11/198,545	016628/0807			190-PTA UTL CUSTOMIZABLE DEVICE ENUMERATION USING A UNIVERSAL SERIAL BUS ADAPTER (SUN050404-US-NP)
50490-00191	10/838,495	015304/0398			191-PTA UTL ACCESSING PHYSICAL MEMORY USING A PARTITIONED KERNEL VIRTUAL MEMORY ADDRESS SPACE (SUN040979-US-NP)
50490-00192	10/254,174	013332/0001	7,571,256	US-2004-0057418-A1	192-PTA UTL DATA COMMUNICATION EXECUTION THREAD (P77999-US-NP-0)
50490-00193	10/247,932	013317/0088			193-PTA UTL SINGLE ENTRY POINT ACCESS TO STORED DOCUMENTATION (P77298-US-NP-0)
50490-00194	11/637,989	018707/0178			194-PTA UTL METHOD FOR DEFINING NON-NATIVE OPERATING ENVIRONMENTS (SUN060306-US-NP)
50490-00195	10/139,099	012869/0890			195-PTA UTL DIAGNOSABILITY ENHANCEMENTS FOR MULTI-LEVEL SECURE OPERATING ENVIRONMENTS US-2003-0208597-A1 (P7303-US-NP-0)

SCHEDULE A

IMATTERNO	SERIALNO	REEL/FRAME	PATENTNO	PUBLNO	TITLE
50490-00196	10/913,694	015671/0384			196-PTA UTL USER STATE ACCESS IN MULTI-GROUP ENVIRONMENTS (SUN0041352-US-NP)
50490-00197	10/392,796	014968/0348	7,574,699		197-PTA UTL COMPACT TYPE FORMAT DATA SYSTEM AND METHOD (P8618-US-NP)
50490-00200	10/060,883	012563/0552	6,968,547	US-2003-0145251-A1	200-PTA UTL DYNAMIC TRAP TABLE INTERPOSITION FOR EFFICIENT COLLECTION OF TRAP STATISTICS (P7071-US-NP-0)
50490-00202	11/503,091	018180/0907			202-PTA UTL USING A SINGLE POINT INDICATOR AS A CPU UTILIZATION INDICATOR, SYSTEM AND METHOD FOR (SUN060812-US-NP)
50490-00203	10/392,698	013905/0247		US-2004-0199817-A1	203-PTA UTL FAULT TOLERANCE USING DIGESTS (P6176-US-NP-0)
50490-00204	10/232,543	013555/0373		US-2004-0045012-A1	204-PTA UTL BARRIER MECHANISM FOR FIRMWARE UPGRADE (P8666-US-NP)
50490-00205	11/637,986	018707/0341			205-PTA UTL EFFICIENT OPERATING SYSTEM INTERPOSITION MECHANISM (SUN060306-US-NP)
50490-00206	11/639,750	018718/0893			206-PTA UTL PROGRAMMING INTERFACE FOR A KERNEL LEVEL SSL PROXY (SUN050731-US-NP)
50490-00208	11/637,985	018707/0153			208-PTA UTL SYSTEM FOR DEFINING NON-NATIVE OPERATING ENVIRONMENTS (SUN070406-US-NP)
					209-PTA UTL IDENTIFYING AND RELOCATING RELOCATABLE KERNEL MEMORY ALLOCATIONS IN KERNEL NON-RELOCATABLE MEMORY (SUN050536-US-NP)
50490-00209	11/393,933	017749/0328	7,562,204		210-PTA UTL METHOD AND SYSTEM FOR VALIDATING DIFFERENTIAL COMPUTER SYSTEM UPDATE (P8560-US-NP)
50490-00210	10/355,555	013724/0869		US-2004-0153478-A1	211-PTA UTL COMPUTER ARCHITECTURE HAVING A STATELESS HUMAN INTERFACE DEVICE AND METHODS OF USE (P3212-US-NP-0)
50490-00211	09/063,335	009311/0418	7,346,689		212-PTA UTL DISTRIBUTED ADMINISTRATION OF THIN CLIENT ARCHITECTURE, METHOD AND APPARATUS FOR (P5192-US-NP-0)
50490-00212	09/813,487	011629/0707		US-2002-0019860-A1	213-PTA UTL CIP ADAPTING NETWORK COMMUNICATION TO ASYNCHRONOUS INTERFACES AND METHODS (SUN050103-US-CIP-1)
50490-00213	11/173,383	016947/0467			

SCHEDULE A

IMATTERNO	SERIALNO	REEL/FRAME	PATENTNO	PUBLNO	TITLE
50490-00214	10/653,933	014611/0678	US-2005-0169309-A1	US-NP	214-PTA UTL VERTICAL PERIMETER PROTECTION, SYSTEM AND METHOD FOR (P8978-US-NP)
50490-00215	10/848,467	015350/0194	US-2005-0198102-A1	US-NP	215-PTA UTL CIP METHOD FOR DYNAMIC OPTIMIZATION OF MULTIPLEXED RESOURCE PARTITIONS (SUN040463-US-CIP)
50490-00216	09/063,339	009369/0813	6,223,289		216-PTA UTL SESSION MANAGEMENT AND USER AUTHENTICATION, METHOD AND APPARATUS FOR (P3216-US-NP-0)
50490-00218	09/703,009	009369/0813	6,484,174		216.01-PTA UTL CON SESSION MANAGEMENT AND USER AUTHENTICATION, METHOD AND APPARATUS FOR (P3216-US-CNT-0)
50490-00235	10/726,948	014782/0194			235-PTA UTL USER-SPACE RESOURCE MANAGEMENT